Introduction
Reliability characteristics such as TDDB, bias temperature instability, and hot carrier induced degradation are of a great importance for the evaluation of Hf-based gate dielectrics [1] [2] [3] [4] . In particular, a threshold voltage instability associated with electron trapping/detrapping in high-k layer [5] [6] [7] [8] [9] , which typically is not observed in the case of SiO 2 dielectrics, can significantly affect the transistor parameters and complicate the evaluation of the effects of the constant voltage stress on the high-k gate stacks. A de-trapping step has been proposed for studying the electron trapping process and its impact on device reliability [10] . Although the electron de-trapping behavior in the high-k films has been studied recently under specific gate bias conditions [4, 8, 9] , the dependence of the dielectric electrical characteristics on the de-trapping conditions have not been investigated. In this work, detrapping bias dependence has been studied in the high-k transistors with the poly and metal gate electrode.
Sample fabrication and test
The NMOS transistors were fabricated using 4nm Hfsilicate (20%) gate dielectric, poly gate (EOT=19Å) and TiN metal gate electrode (EOT=15.6Å). Hf-silicate layer was removed after the gate patterning and a thin nitride layer (5nm) was deposited to protect the Hf-silicate layer from the process-induced charging [11] . P FKDQQHO length transistors were subjected to the constant gate voltage stress Vg =2.2V. The stress was interrupted every one order seconds to measure the drain current, I d , in a linear regime and the amount of V th shift was monitored for 1,000 seconds to track the charge trapping behavior. After each 1,000 sec of stress and sensing cycle, the stress bias was removed and negative gate voltages of different values and durations were applied to examine the electron detrapping characteristics.
Results and discussion
As reported previously, I d -V g curves are shifted in parallel during the constant positive bias stress and relaxation, indicating that the electron trapping at a substrate injection condition primarily occurs at the bulk high-k layer [12] and the channel carrier mobility is not affected (Fig.1) . Also, these electron traps are discharged rapidly once the stress bias is turned off [6] . Since an unbiased discharging process takes relatively long time, a short negative gate bias is applied at the end of the stress cycle to accelerate the de-trapping process. Five cycles of gate stress and detrapping steps are repeated to find how electron traps are accumulated. Each stress cycle includes a constant voltage stress in inversion followed by the short negative gate voltage stress (-1V, 10sec) between the stress. The amounts of V th shift after each cycle are almost identical, indicating that the electron trapping and detrapping is reversible (Fig.2) . As the stress voltage is raised, the V th shift is increased due to the higher level of electron injection as well as better accessibility of the electron traps [6] . Likewise, the degree of detrapping is also proportional to the negative bias. When a low negative bias (-0.5V) is applied, the threshold voltage does not reach its lowest value within the relaxation test period (1,000secs) ( Fig.3-(a) ). On the other hand, at -2V, the threshold voltage was shifted even below the initial V th within a few tens of seconds (Fig. 4) . These results indicate that an aggressive detrapping can cause an additional V th instability due to the excessive detrapping of existing charge or additional hole trapping at the interface. Interestingly, the detrapping behaviors are significantly different depending on the type of electrodes.
First, poly and TiN gate devices were subjected to detrapping bias without any prior stress. Poly gate devices showed a positive charge accumulation during the detrapping bias stress while TiN gate devices showed minimal V th instability (Fig.4) . These results indicate that the de-trapping bias does not affect the characteristics of TiN gate devices, at least for the V th measurement. Then, the same set of samples was stressed under the positive bias conditions followed by the de-trapping negative bias. After the positive/negative stress cycle, the V th shifts in the case of the poly electrodes have shown much stronger dependence on the negative de-trapping bias than the TiN gate devices (Fig.5) .
Between poly gate devices and TiN gate devices, gate side barrier height is different under the gate injection condition and it may affect the detrapping characteristics. The physical properties of the bottom interfacial layer can be affected by the electrode type/processing and it can affect effectiveness of the hole injection/trapping during the negative bias stress. Alternative explanation involves the impact-induced holes generation in the poly electrode caused by the electrons injected into the dielectric during the positive bias stress. These mechanisms are currently under investigation.
Conclusion
Stress induced V th shift and its relaxation characteristics under the de-trapping negative gate bias has been studied. The threshold voltage shift in NMOS transistors under the positive gate bias stress is found to be associated mostly with the reversible electron trapping at the pre-existing defects. A proper negative bias can be used to de-trap (at least partially) the electrons accumulated during the positive stress. However, the poly gate devices are apparently more vulnerable to the positive charge trapping. To de-trap the electrons accumulated in the dielectric during the positive CVS, the negative bias and its duration should be chosen very carefully to avoid the additional charging associated with the hole trapping. 
